Sixth Semester B.E. Degree Examination, June/July 2019 **Digital System Design using Virology**

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- Define the terms setup time, hold time and clock to output time of a flip-flop and what are the constraints imposed by these parameter on the circuit operations. (05 Marks)
 - Develop veriology module for 7 segment decoder. Include an additional input 'blank' that b. overrides the BCD input and causes all segments not to be lit. (06 Marks)
 - Explain functional verification and formal verification for a verilog module

- What are the effects of capacitive loading and propagation delay on signal transitions 2 between logic levels? (08 Marks)
 - Develop verilog module for 4:1 MUX. b. (04 Marks)
 - Explain general view of digital system with data path control section.

Module-

- Design a 64k ×8 bit composite memory using four 16k × 8 bit components and also explain how memory components with tristate data outputs simplify the construction of larger (08 Marks)
 - Explain asynchronous static RAM with timing diagrams.

(08 Marks)

(05 Marks)

(04 Marks)

OR

Write a note on multiport memories.

(08 Marks)

b. Explain error detection and correction with one example.

(08 Marks)

Module-3

Explain different types of PCB design. 5 a.

(05 Marks) (07 Marks)

- Explain implementation fabrics for digital system based on integrated circuit.
- What are EMI and cross talk?

(04 Marks)

Briefly explain programmable array logic. 6

(08 Marks)

Explain signal integrity issue in PCB design and also explain measures to reduce these (08 Marks) issues.

Module-4

Explain the serial transmission of 64 bit data within clock domain with timing diagram.

(08 Marks)

Explain the following serial interface standards for connecting I/O devices. i) RS232 ii) Fire wire.

(08 Marks)

Explain any 4 analog sensors. 8

(08 Marks)

Explain the concept of multiplexed buses b.

(08 Marks)

Module-5

Explain logical partitioning and physical partitioning of a transport monitoring system. 9

(08 Marks) (08 Marks)

Explain fault model and fault simulation.

OR

- Explain 4 bit LFSR and CFSR for generating pseudorandom test vectors. (08 Marks) 10
 - Explain briefly area, power and timing optimization in digital circuits.

(08 Marks)